

Outline

- ① Some areas I work in
- ② Motivating Results
- ③ Classical Circuits
- ④ Quantum Circuits
- ⑤ $QAC^0[K] = QAC^0_{wf} = QACC$
- ⑥ TC^0 & iterated multiplication
- ⑦ Some upper bound results
- ⑧ Conclusion

Some Areas I work in

- ① Bounded Arithmetic
 - connections between weak fragments of arithmetic & P=NP question, complexity & cryptography
- ② Logic Programming & Nonmonotonic Reasoning
(AI in general)
Deductive DB's
- ③ Implicit characterizations of complexity classes.
- ④ Quantum Circuits

Motivating Results

- Shor's Algorithm for factoring
- Grover's Algorithm for database search
- Moore '99
Defines classes QAC^0 , $QAC^0[k]$
of quantum operators corresponding
to classical circuit classes.
- F-R '98, FGHP '98, 99 '99
give upper bds on p-time
quantum classes.

Ex $NQP = co-C = P$


Can these results be
translated to circuit setting?

Classical Circuit Classes

Gates:



MOD_k
Output: 1
iff $\sum_{i=1}^n x_i = 0 \pmod{k}$



Output: 1
iff $\exists x_i = 1$

$\neg x_i$ is 1 iff $x_i = 0$

Consider circuit families built out of these gates, $\{F_n\}_{n=0}^{\infty}$.

Such a family computes a $f: \mathbb{N} \rightarrow \mathbb{N}$ in the following way: Given input x see how many bits long it is, say n , then feed x into F_n and evaluate.

AC^0 - $f: \mathbb{N} \rightarrow \mathbb{N}$ computed by $\{F_n\}$'s
when $\text{size}(F_n) \leq p(n)$ and
 $\text{depth}(F_n) \leq d$ for some fixed d

$AC^0(k)$ - allow MOD_k gates.

Remark

FSS, Hastad, Raz, Smolensky

$$AC^0 \not\subseteq AC^0[q]$$

$$AC^0 \not\stackrel{\#}{\subseteq} AC^0[p] \not\subseteq ACC := \bigcup_k AC^0[k]$$

$q \neq p$ prime

Quantum Circuits

Kronecker Product

$$M = [m_{ij}]$$

$$W = [w_{ij}]$$

$$\text{then } M \otimes W = \begin{bmatrix} m_{11}W & \dots & m_{1m}W \\ \vdots & \ddots & \vdots \\ m_{n1}W & \dots & m_{nm}W \end{bmatrix}$$

Circuit Inputs

Built out of

$$\begin{bmatrix} 1 \\ 0 \end{bmatrix} = |0\rangle \quad \begin{bmatrix} 0 \\ 1 \end{bmatrix} = |1\rangle$$

$$|x_1, \dots, x_n\rangle = |x_1\rangle \otimes \dots \otimes |x_n\rangle$$

So for example

$$|0\rangle \otimes |1\rangle = \begin{bmatrix} 0 \\ 1 \\ 0 \\ 0 \end{bmatrix}$$

Circuit Gates

(a) $M \in U(2)$

(b) $|x_1, \dots, x_n, x_{n+1}\rangle \mapsto |x_1, \dots, x_n, f(x_1, \dots, x_n) \oplus x_{n+1}\rangle$
where f is \wedge , $\text{Mod } m$, or $\text{Mod } m, r$.

(c) $|x_1, \dots, x_n, x_{n+1}\rangle \mapsto |x_1 \oplus x_{n+1}, \dots, x_n \oplus x_{n+1}, x_{n+1}\rangle$
"fan-out"

(d) $|x_1, \dots, x_n, x_{n+1}\rangle \mapsto |x_1, \dots, x_n, x_1 \oplus x_{n+1}\rangle$
or
 $|x_1, \dots, x_n, x_{n+1}\rangle \mapsto |x_1 \oplus x_{n+1}, x_2, \dots, x_n, x_{n+1}\rangle$
"spaced-not"

Remark

Wang, Sprensen, Molmer¹⁰¹ - have proposed a way to directly implement Multi-bit quantum gates without using 1 or 2 bit gates to build them up.

Quantum Classes

A layer is a Kronecker product of polynomially many of above types of gates.

QAC^0_{wf} - families of operators $\{F_n\}$ where $F_n \in U(2^{n+pc(n)})$ made out of constant number of layers of $\mathcal{D}(2)$, quantum AND, fan-out gates. Polynomially many spaced-not layers.

$QAC^0[K]$ - as above except quantum Mod gates instead of fan-out.

$QACC := \bigcup_K QAC^0[K]$

$QACC_{pl}^{\log}$ - allow only log-many spaced-not layers.

$QACC_{gates}^{\log}$ - allow only log-many gates in circuit.

Fact: With polynomially many spaced-not layers can make any permutation operator desired. Log-restriction can be viewed as a planarity condition.
(Moore) '99

$$\underline{QAC^0[K] = QACC}$$

Say $\{F_n\}$ QAC^0 -reducible to $\{G_n\}$
 if can use F_n as gates in some
 QAC^0 (no fan-in) circuit and by "fixing
 values" of some lines in this circuit get G_n .

$\{F_n\}$ & $\{G_n\}$ are QAC^0 -equivalent
 if can show each is QAC^0 -reducible to
 other.

Equality $QAC^0[K] = QACC$ means operators in
 two classes QAC^0 -equivalent.

How to prove:

① Can represent any number $1, \dots, K$
 as a tensor product of $\lceil \log_2(K) \rceil$
 $|0\rangle$'s and $|1\rangle$'s.

② Let M_q be the operator on $n+1$
 such "q-digits" which maps

$$|x_1, \dots, x_n, b\rangle \mapsto |x_1, \dots, x_n, \sum x_i + b \pmod q\rangle$$

Let F_q be the operator

$$|x_1, \dots, x_n, b\rangle \mapsto |x_1 + b \pmod q, \dots, x_n + b \pmod q, b\rangle$$

Let H_q be the Hadamard transform

By Barenco, et al. 1995
 There is QAC circuit for this since q fixed.

$$H_q |a\rangle \mapsto \frac{1}{\sqrt{q}} \sum_{b=0}^{q-1} \zeta^{ab} |b\rangle$$

$\zeta = e^{\frac{2\pi i}{q}}$

Can show: $M_q = (H_q \otimes^{(b+1)} F_q^{-1} H_q \otimes^{(n+1)})$
PP Exercise.

② (a) Mod_q and M_q are QAC⁰-equivalent

(b) F_q and $F_2 = \text{fan-out}$ are QAC⁰-equivalent

PP Hardest case is $M_q \leq_{\text{QAC}^0} \text{MOD}_q$
 Basic idea is to convert each q -digit to unary. Since q is fixed can do in QAC⁰.

③ Use $F_2 \equiv_{\text{QAC}^0} M_2 = \text{MOD}_2$ & 1st step result that $\text{MOD}_p \leq_{\text{QAC}^0} \text{MOD}_2$

Upper Bounds

Let \mathcal{C} be one of our operator classes.

A language $L \in \mathcal{N}^{\mathcal{C}}$ iff $\exists \{F_n\} \in \mathcal{C}$
and a family $\{\vec{z}_n\}$ of observations

s.t. if $|x| = n$ then $x \in L$ iff

$$|\langle \vec{z}_n | F_n | x_1 \dots x_n \rangle|^2 > 0$$

Here $\langle \vec{z}_n | := (\vec{z}_n^\dagger)^\top$

Conjecture: $\text{NQACC} = \text{TC}^0$

Can show:

$$\text{NQACC}_{\text{PI}}^{\log} \subseteq \text{P/poly}$$

$$\text{NQACC}_{\text{gates}}^{\log} \subseteq \text{TC}^0$$

To do this need a way to represent amplitudes that can arise in a QACC computation...

Representing Amplitudes

Based on (YY)'s scheme...

Let E be distinct entries that occur in our circuits gates (require fixed) with n

Let A be max algebraic independent subset of E & let $F = \mathbb{Q}(A)$

Let B be a basis of field G generated by $(E - A) \cup \{1\}$ over F .

Can code any α that can arise from applying QACC circuit to input by an elt in G .

Use sequence coding scheme to code elts of G so TC⁰ can manipulate them.

Representing $\langle \mathbb{Z}_n | F_n \rangle$ as a graph

Hope: From graph easy to come up with a TC⁰ or P/poly circuit for $\langle \mathbb{Z}_n | F_n | \bar{x} \rangle$


Example:

Consider


$$\langle 1, 0, 0 | \text{Mod}_2 \rangle = \langle 1, 0, 0 | H_2^{\otimes 3} F H_2^{\otimes 3} \rangle$$



Represent $\langle 1, 0, 0 |$ as




After 1st layer of H_2 's



amplitude of $|1,0,1\rangle = \frac{1}{\sqrt{2}} \cdot \frac{1}{\sqrt{2}} \cdot \frac{1}{\sqrt{2}}$


After Fan-out...



Flip of LHS amplitudes

amplitude of $|1,0,0\rangle = \frac{1}{\sqrt{2}} \cdot \frac{1}{\sqrt{2}} \cdot \frac{1}{\sqrt{2}} + \frac{-1}{\sqrt{2}} \cdot \frac{1}{\sqrt{2}}$

After 2nd layer of H_2 's



only nonzero vector is $|1,0,1\rangle$ with amplitude 1

Upshots

- ① Can find a similar correction to do for AND gates.
- ② Above graphs called tensor graphs. Max Number of vertices of a given height called width. QACC circuits translate to constant width tensor graphs. (Width grows with width of circuit)
Caveat Have to be careful of spaced - not layers.
- ③ Calculating amplitude of a vector in graph amounts to taking a sum of polynomial product of amplitudes along a path in graph. Log-gates restriction makes sum polynomial size. Gives TC^0 result.
- ④ For P/poly result...
Since the width is finite can express the amplitude calculation to vertices of height i as a finite sum of calculations to height i .

Open Problems

- ① Get $NQACC \subseteq TC^0$
or $P/poly$.
- ② Show a problem in $NQACC$
not in ACC .
- ③ How hard are fixed levels of
 $QACC$?
- ④ IS $QACC$ contained in some
fixed level of $qQTC^0$?